

WHAT IS CLAIMED IS:

1. ~~A switching system comprising:~~

I input port mechanisms with a width, which receive packets from a communication line, where I is greater than or equal to 1 and is an integer;

O output port mechanisms with a width, which send packets to a communication line, where O is greater than or equal to 1 and is an integer;

a carrier mechanism along which packets travel, said carrier mechanism having a width wider than the width of the input and output port mechanisms, said carrier mechanism connected to each input port mechanism and each output port mechanism;

a memory mechanism in which packets are stored, said memory mechanism connected to the carrier mechanism; and

a mechanism for providing packets to the memory mechanism through the carrier mechanism from the input port mechanisms, said providing mechanism able to transfer packets or portions of packets whose total width equals the width of the carrier mechanism in each transfer cycle to the memory mechanism.

Sub 1-10-66

2. A switching system as described in Claim 1 wherein the width of the carrier mechanism is independent of the width of any packet.

3. A system as described in Claim 2 wherein the input port mechanism receives variable sized packets.

4. A switching system as described in Claim 3 wherein the output port mechanism sends variable sized packets to the communication line.

5. A system as described in Claim 4 wherein the providing mechanism also provides packets from the memory mechanism to the output port mechanisms through the carrier mechanism, said providing mechanism able to transfer packets or portions of packets whose total data equals the width of the carrier mechanism in each transfer cycle from the memory mechanism.

6. A system as described in Claim 5 wherein the providing mechanism includes input stage queue groups connected to the carrier mechanism and the input port mechanisms for storing packets received by the input port mechanisms, and output stage queue groups connected to the providing mechanism and the output port mechanisms for storing packets to be sent out the output port mechanisms.

Sub C2  
7. A system as described in Claim 6 wherein the providing mechanism includes a classifying mechanism which places a packet which is received by the input port mechanism into a corresponding queue group, said classifying mechanism connected to the input port mechanisms and the input stage queue groups.

8. A system as described in Claim 7 wherein the providing mechanism includes a processing mechanism which places a packet in an output stage queue group into a corresponding output port mechanism, said processing mechanism connected to the output port mechanisms and the output stage queue groups.

Abstract  
Sub D1  
9. A system as described in Claim 8 wherein the classifying mechanism includes a first write finite state machine for writing packets into a corresponding input stage queue, the providing mechanism includes a second write finite state machine for writing packets from an input stage queue group into the memory mechanism, and a first read finite state machine for reading packets from the memory mechanism to an output stage queue group, and the processing mechanism includes a second read finite state machine for reading a packet from the output stage queue group to the network.

10. A system as described in Claim 9 wherein the memory mechanism includes a shared memory.

11. A system as described in Claim 10 wherein packets or portions of packets travel on the carrier mechanism based on time division multiplexing.

12. A system as described in Claim 11 wherein the carrier mechanism includes a bus.

13. A system as described in Claim 12 wherein the first read finite state machine only transfers data of packets of an input stage queue group to the bus when the input queue group contains at least one cache-line of data.

14. A system as described in Claim 13 wherein the communication line is an ATM network.

15. A switching system for packets comprising:

a central resource having a width and an overall bandwidth and input port mechanisms and output port mechanisms each having widths for receiving or sending packets, respectively, said central resource partitioned via time slots that are allocated to the input and output port mechanisms, said central resource width independent of any input or output port mechanisms width and the overall bandwidth can grow without bound; and

a memory mechanism for storing packets, said memory mechanism connected to the central resource

665140-235660

Sub-A3

16. A switching system as described in Claim 15 wherein the central resource includes a memory bus.

Sub D1  
17. A switching system as described in Claim 16 wherein the central resource includes queue groups in which packets are classified, and the packets are read from and written into the memory mechanism from the queue groups.

18. A switching system comprising:  
a time division multiplex bus;  
a memory mechanism connected to the bus which is accessed via time division multiplexing of the bus; and  
a mechanism for reading and writing data of packets to the memory mechanism through the bus without knowledge of the packet boundaries of the data.

Sub C4  
19. A switching system comprising:  
a time division multiplex carrier mechanism having a width;  
a memory mechanism connected to the carrier mechanism;  
and

20. A method for switching packets comprising the steps  
of:

transferring data of the first packet and the second packet to a memory mechanism via time division multiplexing of a bus having a width so data from the packets fills a predetermined portion of the width of the bus, said bus width not necessarily a function of the data contained in any packet.

21

22. A method as described in Claim 21 wherein the transferring step includes the steps of placing the first packet and at least the second packet in an input stage queue group; and transferring data in the input stage queue group during an allocated time slot on the bus to the memory mechanism so the data fills the predetermined portion of the width of the bus.

23. A method as described in Claim 22 wherein before the transferring data step there is the step of determining that the input stage queue group has at least enough data to fill the predetermined portion of the width of the bus before data is transferred to the bus.

24. A method as described in Claim 23 wherein before the transferring data step, there is the step of determining that the input stage queue group has at least one-cache line of data.

65710-235620

add  
cs